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Abstract
We introducewire length as a salient complexity measure for analyzing the circuit complexity of sensory process-
ing in biological neural systems. This new complexity measure is applied in this paper to two basic computational
problems that arise in translation- and scale-invariant pattern recognition, and hence appear to be useful as bench-
mark problems for sensory processing. We present new circuit design strategies for these benchmark problems
that can be implemented within realistic complexity bounds, in particular with linear or almost linear wire length.
Finally, we derive some general bounds which provide information about the relationship between new complexity
measure wire length and traditional circuit complexity measures.
© 2004 Elsevier Inc. All rights reserved.
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1. Introduction
Carver Mead had suggested that “economizing on wire is the single most important priority for both
nerves and chips” [14].
We show in this article that a rather simple and analytically tractable complexitymeasure can be deﬁned
that approximates the wire length of circuits, at least for 3-dimensional circuits as found in many neural
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systems (e.g. the cortex) where crossings of dendrites and axons (i.e., “wires”) that connect the neurons
in a circuit present less of a problem than in 2-dimensional circuits where all wires need to be routed
within a few numbers of parallel layers without crossing or touching other wires in the same layer (except
if the circuit design calls for such connections). We demonstrate that the principle of minimizing this
complexity measure gives rise to interesting circuit designs for basic computational problems that arise in
typical sensory processing tasks. These circuits differ signiﬁcantly from circuits that arisewhen traditional
circuit complexity measures such as the number of gates or the depth of the circuit are minimized. The
principle of minimizing wire length has already previously been used in a non-computational setting as an
interesting heuristics for understanding details of cortical circuitry if the axons and dendrites of neurons
are interpreted as “wires” [5–7,16]. The concepts and constructions presented in this article suggest new
ideas for understanding details of cortical circuitry also in a computational setting. In addition it turns
out that minimizing the wire length of circuits also yields circuit designs that consume little area in
VLSI, based on standard models forVLSI-area. The required wire length for some 1-dimensional pattern
matching problems is investigated for threshold circuits in [12].
After introducing our computational model in Section 2, we begin in Section 3 the investigation of
circuits for basic computational tasks that can be implemented within biologically realistic bounds with
regard to their number of gates and their wire length. We show in Section 4 that two basic pattern
recognition tasks can be solved under these severe complexity constraints, one of them even with a
number of gates and a wire length that are both linear in the number n of inputs. In Section 5 we derive
general bounds for the wire length of a circuit in terms of the number of gates and in terms of the VLSI
area required by the circuit.
2. The computational model
The most frequently considered complexity measures in traditional circuit complexity theory are the
number (and types) of gates, as well as the depth of a circuit.We will follow traditional circuit complexity
theory in assuming that the underlying graph of each circuit is a directed graph without cycles. The depth
of a circuit is deﬁned as the length of the longest directed path in the underlying graph, and can also
be interpreted as the computation time of the circuit. Most research has focused on the classiﬁcation
of functions that can be computed by circuits whose number of gates is bounded by a polynomial in
the number n of input variables. This implicitly also provides a polynomial—although typically quite
large—bound on the number of “wires” (deﬁned as the edges in the underlying graph of the circuit), but
no bound on the total length of these wires.
We propose the following model for estimating the wire length of an abstract circuit design (which
is formally deﬁned as a directed graph with nodes labeled by speciﬁc types of gates, or by input- or
output-variables):
Deﬁnition 1. Gates, input- and output-ports of a circuitC are placed on different nodes of a 2-dimensional
grid (with unit distance 1 between adjacent grid nodes). Connections between them are represented by
(unidirectional) wires that run through the grid-plane in any way that the designer wants; in particular
wires may cross with or without contact and need not run rectilinearly (wires are thought of as running in
the 3-dimensional space above the plane, without charge for vertical wire segments). Wires from a gate
or input port may branch and provide input to several other gates. We deﬁne the minimal value of the
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sum of all wire lengths that can be achieved by any such arrangement as the wire length WL(C) of the
circuit C.
Special computational units that compute functions of k inputs, for some k > 2, may be modeled as
subcircuits in the following way. Such subcircuits take one unit of time for their computation like all
the other gates, but occupy each a set of k intersection points of the grid that are all connected by an
undirected wire (whose length contributes to the wire length) in some arbitrary fashion. Any one of these
k nodes may be used to provide one of the k inputs or to extract one of the outputs of the function.
Note that the arrangement of the input variables on the grid will in general leave many nodes empty,
which can be occupied by gates of the circuit. The last paragraph of Deﬁnition 1 is introduced to make this
model also applicable to cases where some special functions of k inputs such as the function computed
by a threshold gate 1 are computed by neural microcircuits or in analogVLSI by efﬁcient subcircuits that
employ a number of transistors, wire length and area that are all linear in k, with a setting time that is
independent of k (see [11]).
The model allows that a wire from a gate or input port may branch and provide input to several other
gates. For reasonable bounds on the maximal fan-out (104 in the case of neural circuits) this is realistic
both for neural circuits and for VLSI.
The attractiveness of this model lies in its mathematical simplicity. Nevertheless it provides a use-
ful criterion for judging whether some abstract circuit can potentially be implemented in hardware or
“wetware” (i.e., biological neural circuits). We refer to Appendix 6 for an analysis of our model from
the biological point of view. This analysis suggests that only those circuit architectures can possibly be
implemented in neural circuits that can be implemented according to Deﬁnition 1 with a number of gates
that is almost linear in the number n of inputs, and a wire length that is quadratic or subquadratic in
n—with the additional requirement that the constant factor in front of the asymptotic complexity bound
needs to have a value not much larger than 1. Since most practically arising asymptotic bounds involve
larger constant factors, one should focus on circuit architectures that can be implemented in our model
with clearly subquadratic bounds for their wire length.
Our model for estimating the wire length is easy to handle since one does not have to worry about
how exactly the wires need to be routed in order to avoid interference. This laxness may be justiﬁed
for modeling cortical circuits—since their 2mm vertical dimension leaves a lot of room to route axons
whose thickness lies in the m range. But it is not a priori justiﬁed for estimating the wire length required
by a VLSI-implementation of the same circuit, since currently available VLSI-technologies allow just a
small number (typically less than 10) of horizontal layers in which wires can be routed. However it turns
out that those circuit designs that emerge from minimizing wire length for the computational problems
considered in this article are also very area-efﬁcient in a common model for VLSI-area (see the next
section).
2.1. The VLSI model
We refer to Section 12.2 in [17] for the precise deﬁnition of the abstract model for VLSI-area to which
the theorems in this article refer. It is assumed there that gates, input- and output-ports and wires cover
rectilinear areas with a width and separation of at least . Areas occupied by different gates, input- and
1A threshold gate computes a Boolean function T : {0, 1}k → {0, 1} of the form T (x1, . . . , xk) = 1⇔
∑k
i=1 wixiw0.
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output-ports are not allowed to intersect with one another. Areas occupied by wires may intersect with
areas occupied by gates, input- and output-ports and also with other wires, but there is a constant bound 
on the number of wire areas to which a point of the plane may belong. The complexity measure induced
by this model is the area of the smallest rectangle that encloses the circuit.
Since, we also consider in this article circuits that involve gates with a large number of inputs such as
threshold gates, we extend the model for VLSI-area by assuming that a threshold gate with k inputs can
be implemented by k+1 gates (k of them for multiplying a binary input with a weight, one for comparing
the weighted sum with the threshold) that are linearly connected by a wire. We follow [17] in assuming
that in the VLSI-model one unit of time is needed to transmit a bit along a wire (of any length), and also
for each gate switching. However in contrast to [17] we always assume that all inputs are presented in
parallel.
3. Useful design tools
A basic structure for area efﬁcient computing is the well-known H-tree (see, e.g. [15,17]). An H-tree
makes optimal use of area and wire length if the n inputs are allowed to be arranged as an
√
n×√n array
on the plane. Fig. 1a shows the H-tree H1 with 4 darkly shaded leaves (inputs) and lightly shaded inner
nodes of the binary tree. Hk+1 can be constructed by replacing the leaves of Hk with H-trees H1. Since
H1 is a tree with four leaves, Hk has 4k leaves. In Fig. 1b, each leaf of H1 was replaced by an H-tree H1.
The depth of a node v in an H-tree is the length of the shortest path from v to a leaf. Note that a recursive
step in the construction of an H-tree adds depth 2 to the graph. Hence, it will be more convenient to talk
about levels rather than depth, where a node v is on level i if v is in depth 2i − 1 or in depth 2i. So, the
nodes in depth 1 and 2 are on level 1 (these are the nodes of the last recursive step in the construction of
the H-tree), and the root of an H-tree Hk is on level k.
The idea of the H-tree was extended by Leiserson in the context of parallel computing (see [13]). His
fat-trees are tree-like structures where each edge of the underlying tree consists of several communication
wires. We use a similar structure which we will call an extended H-tree. Our layout will differ from the
H-tree layout in a crucial point. Internal nodes of the H-tree are replaced by groups of several gates, and
the connections between these groups consist of “busses” rather than of single wires. More precisely,
(a) (b)
Fig. 1. The H-tree layout. Dark rectangles are leaves, and light rectangles are inner nodes: (a) H1 is a tree layout for 4 leaves;
(b) H2. Hk+1 is constructed recursively by replacing the leaves of Hk with H-trees H1 (Figure taken from [17]).
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each “node” on level i of an H-tree is a circuit with O(i) gates and O(i2) wire length and area with side
length O(i). Instead of a single edge in an H-tree one has a “bus” consisting of O(i) wires if the bus
connects a node on level i with a node on level i or i + 1.
One has to be careful in talking about levels and nodes in an extended H-tree, since the circuit in a
“node” might consist of several gates and might even have non-constant depth. However each extended
H-tree has an underlying H-tree and the levels are counted with regard to this underlying H-tree.
Lemma 1. Let T be an extended H-tree on n leaves with O(i) wires in a bus on level i, O(i) gates at a
node on level i and O(i2) wire length at a node on level i. Then T consists of O(n) gates, and T can be
implemented with O(n) wire length. If the side length of a node on level i is O(i) in the VLSI-model, the
layout uses O(n) area in the VLSI-model.
Proof.We will not only derive asymptotic bounds, but also pay attention to the size of constant factors.
To achieve this, we will use the recursive construction of the extended H-tree to derive recursive formulas
on size, side-length and wire length of the layout. The nodes on level 1 play a special role in the circuit.
There are n4 extended H-trees H1 on level 1 that compute, in parallel, the basic values for the subsequent
“conquer steps”. Let S(H1),C(H1) andWL(H1) denote the side-length, size and wire length of one such
H1-circuit.
We start the proof by deriving an upper bound on the side-length S(Hk) of the extended H-tree Hk .
Since the number of gates in a node on level i is O(i), we can assume that the side-length of a node on
level i is bounded by ci for some suitable constant c. The side-length ofHk is the sum of the side-lengths
of two H-treesHk−1 and the side length of a node on level k (see Fig. 2). Hence, the following recurrence
holds:
S(Hk)2S(Hk−1)+ ck. (1)
The solution of Eq. (1) yields the bound S(Hk)2k−1S(H1) + 3c2 2k . Since n = 4k , we have
S(Hk)
√
n(
S(H1)
2 + 3c2 ) = O(
√
n). The area of the layout in the VLSI-model if the sidelength of
nodes on level i is bounded by ci is therefore
area(Hk) = S2(Hk)
(S(H1)
2
+ 3c
2
)2
n = O(n).
A similar recurrence holds for the number of gates C(Hk) in the circuit for the H-treeHk: Let the number
of gates at a node on level i of the extended H-tree be bounded by si for a suitable constant s (recall that
a recursive step in the H-tree layout adds 3 inner nodes). We get a recursive formula which we iterate
k − 1 times:
C(Hk)  4C(Hk−1)+ 3 · s · k (2)
 4k−1C(H1)+ 3 · s
k−2∑
j=0
4j (k − j).
Since
∑k−2
j=0 4j (k − j) 7736 4k the solution of Eq. (2) is
C(Hk)n
(
1
4
C(H1)+ 7712 s
)
. (3)
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Fig. 2. The H-tree Hi has wires from four H-trees Hi−1, the wires of three inner nodes, and the wires of the busses. An inner
node has a wire length of d · i2, and a bus consists of e · i wires.
Now we use a similar argument to estimate the wire length. The wire length of the layout consists of the
wire lengths at the inner nodes and the wire lengths of the “busses”. Let d be a constant such that the wire
length of a node on level i is bounded by d · i2 . Also, let the number of wires of a “bus” from a node
on level i to a node on level i or i + 1 be bounded by e · i. The basis for the recursive calculation of the
wire length for an extended H-treeHi is illustrated in Fig. 2.We get a recursive formula which we iterate
k − 1 times:
WL(Hk)  4WL(Hk−1)+ 2k · e · S(Hk−1)+ 3d · k2 (4)
 4WL(Hk−1)+ k · e(S(H1)+ 3c)2k−1 + 3d · k2,
WL(Hk)  4k−1WL(H1)+ 2k−1e(S(H1)+ 3c)
k−2∑
j=0
2j (k − j)
+3d
k−2∑
j=0
4j (k − j)2. (5)
Since
∑k−2
j=0 2j (k − j) 322k and
∑k−2
j=0 4j (k − j)2 77108 4k we get:
WL(Hk)  4k−1WL(H1)+ 32 2
2k−1e(S(H1)+ 3c)+ 7736d4
k

1
4
n ·WL(H1)+ 34 n · e(S(H1)+ 3c)+
77
36
d · n
WL(Hk)  n
(
1
4
WL(H1)+ 34 e(S(H1)+ 3c)+
77
36
d
)
= O(n).  (6)
R.A. Legenstein, W. Maass / Journal of Computer and System Sciences 70 (2005) 53–72 59
Fig. 3. Layout of an efﬁcient preﬁx circuit with fan-in . Dark shaded boxes are gates, and the light shaded box is the recursive
application of the circuit.
Another widely used strategy in parallel computation is the computation of preﬁxes in parallel preﬁx
circuits. We will use parallel preﬁx circuits in Section 4. Consider a set X of elements with an associative
binary operation.We denote the binary operation by juxtaposition of the elements in X. Suppose we have
functional gates such that each gate with inputs x1, . . . , xk computes the product x1x2 . . . xk , for some
fan-in k.
There exist efﬁcient circuits for such computations (see e.g. [17]). We show how a parallel preﬁx
circuit can be implemented in our model and the VLSI-model. Lemma 2 gives upper bounds on a circuit
of such gates with maximal fan-in  that computes the preﬁxes x1, x1x2, . . . , x1x2 . . . xn. For simplicity,
we assume that n is a power of .
Lemma 2. If n inputs x1, . . . , xn are arranged on a row of a grid, then the preﬁxes x1, x1x2, . . .,
x1x2 . . . xn can be computed by a circuit with maximum fan-in  ∈ {2, . . . , n}, size2n in depth =
2 log nlog . In our model the circuit uses only a constant number of rows and the wire length is O( log nlogn).
In the VLSI-model the circuit uses an area n log nlog .
Proof. We divide the inputs x1, . . . , xn into n consecutive subintervals and rename the inputs to
x1,1, . . . , x1,, x2,1, . . . , x2,, . . . , x n
 ,1, . . . , x
n
 ,
.We denote the outputs of the circuit as y1, . . . , yn such
that yi = x1 . . . xi . It will be convenient to divide the outputs into consecutive subintervals in the same
manner as the inputs. Then, the outputs of the circuit can be written as y1,1, . . . , y1,, y2,1, . . . , y2,, . . . ,
y n
 ,1, . . . , y
n
 ,
where yi,j = y(i−1)+j . These intervals for inputs and outputs are illustrated in Fig. 3.
In the ﬁrst step, we compute the preﬁxes for each group of inputs xi,1, . . . , xi,, i.e. we compute
x′i,j = xi,1xi,2 . . . xi,j for i = 1, . . . , n and j = 1, . . . ,. In the second step, we recursively apply
the preﬁx computation on x′1,, x′2,, . . . , x′n
 ,
, gaining the preﬁxes yi, = x1x2 . . . xi·. In the third
step, we ﬁnally ﬁll up the gaps between those preﬁxes with yi,j = y(i−1),x′i,j for i = 2, . . . , n and
j = 1, . . . ,−1. The layout and structure of the circuit is shown in Fig. 3. Fig. 4 shows the whole circuit
for  = 2, n = 8.
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First recursive step
tree-like structure
Second recursive step
fill the gaps
Fig. 4. The preﬁx circuit for  = 2 and n = 5. It can be decomposed into two parts. The upper part is a tree. (Based on Fig. 2.13
in [17].)
Since the construction of the circuit and layout is recursive, we can give recursive formulas for size,
depth, area and wire length of the circuit. Let PREFn denote such a layout with n inputs. The ﬁrst
computational step and the third computational step each consist of n( − 1) gates. The recursive step
computes the preﬁxes on n inputs:
C(PREFn) 
n

(− 1)+ C(PREF n )+ n

(− 1)
= 2n− 2 n

+ C(PREF n ).
The solution to this recurrence is C(PREFn)2n, since C(PREF 1) = 0. Each recursive step adds
depth 2 to the circuit depth:
depth(PREFn) = 2+ depth(PREF n ).
The solution to this recurrence is depth(PREFn) = 2 log nlog , since depth(1) = 0. To bound the occupied
area in the VLSI-model, we compute the vertical side length S(PREFn) of the layout. Let area(L)
denote the area used by a layout L.
S(PREF 1) = 0
S(PREFn)  (− 1)+ S(PREF n )+ 1 =  log n
log
, (7)
area(PREFn)  nS(PREFn) = n log n
log
. (8)
Note that this area bound is derived for the VLSI-model. In our model, there is a better layout since we
do not need space for wires. Nevertheless, Fig. 3 gives an idea of a recursive formula for the wire length
of horizontal wires:
WL(PREF 1) = 0
WL(PREFn) 
n

2 + WL(PREF n )+ n
= n+ n+ WL(PREF n ) = n(+ 1) log n
log
.
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. . . .
. . . .
level 0
level 1
level 2
level 3
Fig. 5. Tree layout on a grid for  = 3. The upper layout shows a leveled arrangement of inner nodes. The arrows and ﬁlled
circles indicate the rearrangement of inner nodes. We gain a layout which uses just two rows (lower layout).
Since the circuit has logarithmic depth, verticalwires have a summed length ofO(n log nlog) and the upper
bound for wire length is:
WL(PREFn) = O
(
n
log n
log
)
. (9)
The advantage of this circuit in our model is that one can implement it in area O(n) without increasing
the wire length. As shown in Fig. 4 for  = 2, the circuit implements a -ary tree to compute larger
and larger preﬁxes (ﬁrst recursive step) and then ﬁlls up gaps in the computed preﬁxes (second recursive
step). We show that the tree can be implemented by using two rows.
The area-efﬁcient implementation of a tree is illustrated in Fig. 5. As shown in Fig. 5, we label the
nodes of the tree such that leaves are in level 0, inner nodes which are incident to leaves are in level 1
and so on. More formally, a node v is in level i if the shortest path from v to some leaf has i edges. For
a node v on level i, denote the subgraph consisting of all nodes on levels 0, . . . , i and all edges between
them as the subtree of v. We start with a layout L for a -ary tree where inner nodes are placed beneath
the rightmost root of their predecessors’ subtrees (for an inner node on level i2, these are the subtrees
of adjacent nodes on level i − 1). This is shown in the upper graph of Fig. 5. Note that L is the layout of
the tree in the preﬁx circuit (conﬁrm Fig. 4). Furthermore, L has wire length O(n log n). We show how
to rearrange the inner nodes of L to achieve an area-efﬁcient layout L′. For L′, we place each inner node
beneath the leftmost leaf of its rightmost subtree (indicated by arrows and ﬁlled circles in Fig. 5). The
layout L′ is shown in the lower graph of Fig. 5. It is easy to show that this location is not occupied by
another node, and that the wire length of L′ is bounded from above by the wire length of the previous
layout L. But it uses just two rows on the grid.
In order to use L′ in the layout of a preﬁx circuit, we note that L′ differs from L since inner nodes
are horizontally displaced as compared to L. Since the outputs of these nodes are needed for further
computation in the preﬁx circuit, we need to check if this displacement results in a signiﬁcant increase
in wire length. However, if the summed displacement over all inner nodes is small, one could simply
introduce additional wires that map the outputs of inner nodes back to the horizontal positions given by
L. Then, the horizontal displacement can be ignored. This is shown in the following. There are n
i
nodes
in level i. The horizontal displacement of a node in level i is i−1 and nodes in level 1 are not displaced.
Hence, the summed displacement of nodes is:
∑log n
i=2 i−1
n
i
 n
log n
log .
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It remains to be shown that the computations in the second recursion step (seeFig. 4) canbe implemented
in one row. Just observe that whenever there is a gate in this second recursive step, it computes an output
of the circuit. Hence in the second recursive step, each gate can be paced above one output in a single
row. This concludes the layout of the preﬁx circuit. 
4. Global pattern detection in 2-dimensional maps
Several of themost successful computer visionmethods for generic object recognition [19,8,2] represent
objects by 2-dimensional spatial relationships between local features or “interest points” (e.g. corners,
i.e., points where two edges meet at a certain angle, or centric interest points such as eyes in a face); see
Fig. 6. Since the visual system of most organisms transforms light from the outside world in a topographic
manner into a corresponding 2-dimensional activation pattern of neurons in primary visual cortex, it is
not impossible that brains apply a related method for generic object recognition.
We formalize such 2-dimensional global pattern detection problems by assuming that the input consists
of 2-dimensional matrices A, B, etc. of binary variables aij , bij . Each index pair 〈i, j〉 of an input variable
can be thought of as representing a location in a 2-dimensional image.We assume that aij = 1 if and only
if feature a is detected at location 〈i, j〉 and that bij = 1 if and only if feature b is detected at location
〈i, j〉.
We can present such input in our model by reserving a sub-square (i.e. adjacent nodes of the grid within
a square) within the 2-dimensional grid for each index pair 〈i, j〉, where the input variables aij , bij , etc.
are given on adjacent nodes of this grid. To avoid cumbersome notation, we will in the following skip
double indexing of input variables and represent the input by arrays a = 〈a1, . . . , an〉, b = 〈b1, . . . , bn〉,
etc. of binary variables that are arranged on a 2-dimensional square grid. To make this more precise we
assume that indices i and j represent pairs 〈i1, i2〉, 〈j1, j2〉 of coordinates. Then “input location j is above
and to the right of input location i” means: i1 < j1 and i2 < j2. For functions considered in this article,
the circuit complexity is not altered if one or both of the “<” is replaced by “” in the notion above.
Since, we assume that this spatial arrangement of input variables reﬂects spatial relations in the outside
world, many salient examples for global pattern detection problems require the computation of functions
such as
PnD(a, b) =


1 if there exist i and j so that ai = bj = 1 and input location j
is above and to the right of input location i,
0 else.
Fig. 6. Examples of some local features (marked), whose spatial arrangement is essential for recognizing an object.
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C
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C1
2
4
3
Fig. 7. The input area C is divided into four sub-squares Ck , which are numbered in a counterclockwise fashion.
If PnD(a, b) = 1 then we refer to indices i and j for which the ﬁrst clause in this deﬁnition is satisﬁed as
“witnesses” (for the fact that PnD(a, b) = 1).
Theorem 1. The function PnD can be computed and witnesses i and j with ai = bj = 1 can be exhibited
if they exist by a circuit with wire length O(n), consisting of O(n) Boolean gates of fan-in 2 and fan-out
2 in depth O(log n · log log n).
The depth of the circuit can be reduced to O(log n) if one employs threshold gates with fan-in log n.
This can also be done with wire length O(n). In the VLSI-model, this circuit uses O(n) area.
Proof. This circuit design is based on a divide-and-conquer approach. On ﬁrst sight it appears that such
an approach is bound to fail for computing PnD , since there may exist for example just a single pair of
witnesses i and jwith the desired properties, but the chosen subdivision of the input area happens to assign
i and j to different components of the subdivision. Hence the evaluation of PD for each of the components
is of little help for the evaluation of PnD for the full input area.
In order to make the divide-and-conquer approach feasible it is essential that one computes for each
component of the subdivision more than just whether PD holds for this component. If one divides iter-
atively each square into 4 sub-squares C1, C2, C3, C4, (see Fig. 7) then it sufﬁces to compute for each
sub-square Ck the following data:
left(Ck) := the x-coordinate of the leftmost location i in Ck with ai = 1
right(Ck) := the x-coordinate of the rightmost location j in Ck with bj = 1
down(Ck) := the y-coordinate of the lowest location i in Ck with ai = 1
up(Ck) := the y-coordinate of the highest location j in Ck with bj = 1
found(Ck) :=
{
1 if PD applied to Ck outputs 1,
0 else.
We assume that each of the ﬁrst four functions assumes the value 0 on Ck if and only if there exists no
location i or j in Ck with the desired property. Thus all coordinates are assumed to be numbers 1.
The essential property of these 5 functions is that left(C), right(C), down(C), up(C) and found(C) can
be computed from the values of these 5 functions for the 4 sub-squares C1, C2, C3, C4. This is obvious
for left(C), right(C), down(C), up(C), requiring just comparisons of pairs of (b+1)-bit natural numbers
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if each Ck is responsible for a sub-square of the input-array of size 2b × 2b. The value of found(C) can
be computed in the following fashion, assuming that the components Ck that make up C are numbered
in a counterclockwise fashion, starting with C1 in the upper left quadrangle (see Fig. 7):
found(C) = 1
⇔
4∨
k=1
found(Ck) = 1 ∨
0 < down(C1) < up(C4) ∨
0 < down(C2) < up(C3) ∨
((0 < down(C2)) ∧ (0 < up(C4))) ∨
0 < left(C2) < right(C1) ∨
0 < left(C3) < right(C4).
Obviously this algorithm makes use of the fact that the area is not subdivided in an arbitrary fashion into
components, but in a way which is consistent with the map, i.e. with the spatial relationship of locations
in the outside world. Or, with a variation of a well-known design philosophy of Carver Mead, one could
say that space represents itself in this algorithm design.
The layout of a circuit for PnD with small wire length is based on the extended H-tree discussed in
Section 3. We now show how the extended H-tree can be used as a layout strategy for a circuit that
implements the previously developed algorithm for solving PnD . The extended H-tree layout implements
the structure of the algorithm by recursively dividing the input-area into four axis-parallel sub-squares.
The computations needed in a node on level i of the H-tree can be carried out by a circuit of size O(i)
and O(i2) wire length and area, which is placed at that node. The depth of a circuit at a node is O(1) if
threshold gates of fan-in O(log n) are used and O(log i) if Boolean gates of fan-in 2 are used. Lemma
1 shows that the extended H-tree stays within the claimed complexity bounds. The depth of an H-tree is
O(log n), hence if the circuits at the nodes have depth O(1), the extended H-tree has depth O(log n). If
the circuits at the nodes have depth O(log i), the depth of the extended H-tree is O(log n · log log n).
An extension to the circuit that reports a pair of witnesses is straight forward. 
The linear wire length of this circuit is optimal up to a constant factor for any circuit whose output
depends on all of its n inputs. Note that most connections in this circuit are local, just like in a biological
neural circuit. Thus, we see that minimizing wire length tends to generate biology-like circuit structures.
However, the tree-like circuit structure results in considerable circuit-depth for large input-size. In
biological neural systems, neural gates of large fan-in are used to implement shallow circuits, whereas
the circuit design above is based on gates of fan-in 2 or log(n) which is comparatively small.
The next theorem shows that one can compute PnD faster (i.e. by a circuit with smaller depth) if one
can afford a somewhat larger wire length. This circuit construction, which is based onAND/OR gates of
limited fan-in , has the additional advantage that it can exhibit all j that can be used as witness together
with some i. This property allows us to “chain” the global pattern detection problem formalized through
the function PnD , and to decide within the same complexity bound whether for any ﬁxed number k of input
vectors a(1), . . . , a(k) from {0, 1}n there exist locations i(1), . . . , i(k) so that a(m)
i(m)
= 1 for m = 1, . . . , k
and location i(m+1) lies to the right and above location i(m) for m = 1, . . . , k − 1. In fact, one can also
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(a) (b) (c)
Fig. 8. Computing PD with preﬁx circuits. Crosses mark locations where a feature a occurs, open circles mark locations where
a features b is present: (a) all locations that are in the same row and to the right of some feature a = 1 are marked as dotted
lines; (b) all locations that are to the right of and above some feature a = 1 are shaded; (c) all locations i with bi = 1 in this area
are marked with ﬁlled circles.
compute a k-tuple of witnesses i(1), . . . , i(k) within the same complexity bounds, provided it exists. This
circuit design is based on an efﬁcient layout for preﬁx computations.
Theorem 2. For any given n and  ∈ {2, . . . ,√n} one can compute the functionPnD in depth O( log nlog)
by a circuit consisting of O(n) AND/OR gates of fan-in , with wire length O(n ·  · log nlog).
In the VLSI-model, the circuit uses O(n · ( · log nlog)2) area.
Proof.The main idea in the construction of the circuit is illustrated in Fig. 8. In Fig. 8a, a two dimensional
input-assignment for PnD is shown. Crosses mark locations where a feature a is present and open circles
mark locations where a feature b occurs. Every feature b that is located in the shaded region in Fig. 8b is
located to the right of and above some present feature a. Hence, if there is some location j that is in the
shaded region of Fig. 8b and bj = 1, then the value of PnD(a, b) is 1. We introduce indicator variables
a′j (j = 1, . . . , n), where a′j = 1 if the location j is to the right and above to some location i with ai = 1,
and a′j = 0 otherwise. (In Fig. 8b, a′j = 1, if j is a location in the shaded region). It follows that PnD has
value 1 if there exists some location j such that a′j ∧ bj = 1.
Hence, the problem is reduced to the problem of computing the values of a′j for all locations j =
1, . . . , n. A straight-forward implementation would lead either to large depth or to large wire length.
In a 1-dimensional scenario, the problem would be equivalent to the following one. Suppose one has a
one dimensional array of pixels x1, . . . , xn. Then the equivalent problem to computing a′j would be to
compute the values of x′1, . . . , x′n where x′j = 1 if and only if there is a xi = 1 that is to the left of xj .
This is the problem of computing the preﬁxes: x′1 = x1, x′2 = x1 ∨ x2, x′3 = x1 ∨ x2 ∨ x3, . . . , x′n =
x1 ∨ x2 ∨ x3 ∨ . . . ∨ xn. Such a computation is called a preﬁx computation, see also Section 3. In
the 2-dimensional case, we just need to apply preﬁx computations on all rows and subsequent preﬁx
computations on the columns of the outcomes. A similar serial algorithm for multidimensional preﬁx
computation is given in [9]. By applying the preﬁx computation on rows of a, one can determine the
locations in the input plane that are in the same row as some feature ai = 1 and located to the right of
ai . This is illustrated in Fig. 8a. Here, the horizontal lines in the input space represent locations where
indicator variables have value 1 after that step.
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Fig. 9. Detail of the circuit layout for computing Pn
D
using preﬁx circuits. The horizontal preﬁx circuit computes preﬁxes aˆ on
features a in the same row with feature ai . Vertical preﬁx circuits are applied to the results of the horizontal preﬁx circuits to
compute a′
i
. Another AND gate computes b′
i
= bi ∧ a′i .
Let us call the outputs of the horizontal preﬁx circuits aˆj , where j = 1, . . . , n denotes locations in
the same manner as the inputs are indexed. Then, a location j is in the right spatial relation to some
feature ai = 1 at location i, if it is above of some location k with aˆk = 1. Hence, we can apply the same
preﬁx-operation on columns of these intermediate variables aˆ1, . . . , aˆn to compute the correct value of
all indicator variables (see Fig. 8b). Now, b′i = a′i ∧ bi has value 1 if location i is in the right spatial
relation with some present feature a and bi = 1. (This is not exactly what we want, since this would
also mark b-features that lie in the same row or column with some a-feature. However, we can alsoAND
the b-feature with the marking-bit that is one pixel to the left and below it.) In Fig. 8c, the locations l
with b′l = 1 are marked with ﬁlled circles. Finally, an OR over all b′i’s outputs PnD(a, b) for all inputs
a, b ∈ {0, 1}n.
The circuit consists of preﬁx computations for every row of feature a (√n many rows) that compute
aˆ1, . . . , aˆn. Then, preﬁx circuits are applied on columns of the outputs of these circuits (
√
nmany columns)
to compute a′1, . . . , a′n. Furthermore, nAND gates are used for the computation of b′i = a′i ∧ bi . A detail
of the circuit layout is shown in Fig. 9. Finally, there is one OR with inputs b′1, . . . , b′n. This OR can
be implemented by a tree of OR gates with fan-in  in order to reduce the wire length. This adds depth
O(
log n
log) to the circuit.
LetC(PREFn), depth(PREFn) andWL(PREFn) denote the size, depth andwire length of a preﬁx
circuitwithn inputs.Hence, the circuit has sizeO(
√
nC(PREF
√
n)+n) anddepthO(depth(PREF√n)+
log n
log). By Lemma 2, this results in size O(n) and depth O(
log n
log).
In the following, we give upper bounds on wire length and area for this circuit. Lemma 2 gives upper
bounds on wire length and area for an efﬁcient preﬁx circuit consisting of gates with maximal fan-in 
( ∈ {2, . . . ,√n}). There is a preﬁx computation of √n inputs for each row of a in the input plane.
We can place this preﬁx circuit in between the rows of inputs. Note that if these circuits would need too
many rows, we would have to place the input rows far away from each other. This would inﬂuence the
wire length of the subsequent preﬁx circuits. But since by Lemma 2 each preﬁx circuit uses a constant
number of rows in our model, the computations for rows and columns do not affect each other. Therefore
the wire length used for this part of the computation is O(
√
n
√
n log nlog) = O(n log nlog). The AND gates
that compute b′i = a′i ∧ bi need O(n) wire length all together. We implement the OR of b′1, . . . , b′n as
a 2-dimensional tree of fan-in . This inﬂuences the size and the depth of the circuit only by a constant
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factor. It can be shown that a 2-dimensional tree of fan-in  has wire length O(n
√
). Hence, the circuit
hasWL = O
(
n ·  · log nlog
)
, depth = O
(
log n
log
)
, and size = O(n).
The situation is different in the VLSI-model. The crucial part of the layout is the preﬁx circuits. In
the VLSI-model, these circuits have side-lengths O( log nlog) and O(
√
n) each (see proof of Lemma 2).
Nevertheless, we layout these circuits in the same manner as above. Since we need one preﬁx circuit for
every row and every column, the side length of the layout for the preﬁx circuits is O(
√
n log nlog). Hence,
the circuit for PnD can be implemented within an area of O
(
n ·
(
 · log nlog
)2)
. 
An advantage of this approach is that we computed all the witnesses in b for PD . Hence we can use
this information to compare these witnesses with some feature c. In other words, we can compute if
there is some feature a beneath and to the left of some feature b which is beneath and to the left of some
feature c and so on. Denote this function with Pn,kD for some k2. Consider k2 different feature types
a(1), . . . , a(k). Pn,kD is deﬁned as
P
n,k
D (a
(1), . . . , a(k)) =


1 if there exist i(1), . . . , i(k) so that
a
(l)
i(l)
= 1 for all l ∈ {1, k} and input
location i(l+1) is to the right and
above of input location i(l)
for all l ∈ {1, k − 1},
0 else.
Consider a multidimensional function Wn,k : {0, 1}k·n → {0, 1}n that reports all locations i(k) (i.e.
positions in the last feature map a(k)) that, together with some locations i(1), . . . , i(k), satisfy the upper
clause in the deﬁnition above. For k = 2, this function can be written as
Wn,2(a, b) = (w1, . . . , wn), where
wj =


1 if bj = 1 and there exist i so that
ai = 1 and input location j
is above and to the right of input
location i,
0 else.
For k > 2, one can deﬁne this function recursively as
Wn,k(a(1), . . . , a(k)) = Wn,2(Wn,k−1(a(1), . . . , a(k−1)), a(k)).
Recall that we computed w1, . . . , wn in the circuit for PnD and called these values b
′
1, . . . , b
′
n in the proof
of Theorem 2. Hence, by the recursive deﬁnition ofWn,k , one just has to apply this circuit k− 1 times to
computeWn,k . Pn,kD is 1 if and only if a witness exists, i.e. at least one component inWn,k(a(1), . . . , a(k))
is 1. Therefore, Corollary 1 holds:
Corollary 1. For any given n, k2 and  ∈ {2, . . . ,√n} one can compute the function Pn,kD in depth
O(k
log n
log) by a circuit consisting ofO(k ·n)AND/ORgates of fan-in ,with wire lengthO(k ·n·· log nlog)
and area O(n · (k ·  · log nlog)2).
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Another essential ingredient of translation- and scale-invariant global pattern recognition is the capa-
bility to detect whether a local feature c occurs in between locations i and j where the local features a
and b occur. This global pattern detection problem is formalized through the following function PnI :
{0, 1}3n → {0, 1}:
If∑ a = ∑ b = 1 then PnI (a, b, c) = 1, if and only if there exist i, j, k so that input location k lies
on the middle of the line between locations i and j, and ai = bj = ck = 1.
This function PnI can be computed very fast by circuits with the least possible wire length (up to a
constant factor), using threshold gates of fan-in up to√n:
Theorem 3. The function PnI can be computed—and witnesses can be exhibited—by a circuit with wire
length and areaO(n), consisting ofO(n) Boolean gates of fan-in 2 andO(√n) threshold gates of fan-in√
n in depth 7.
Proof. Omitted. 
5. Relationship between wire length and other circuit complexity measures
The most common complexity measure in traditional circuit complexity theory is the circuit size C(f )
of a Boolean function f : {0, 1}n → {0, 1}. C(f ) is the smallest number of gates in any feedforward
circuit for f over some basis . The basis  is normally indicated by writing C(f ). We omit this index
and assume that gates of the optimal circuits for C(f ) andWL(f ) are drawn from the same basis . We
assume that f depends on each of its n variables. The relationship between the wire length and the circuit
size of a function is given by the following lemma.
Theorem 4. The wire length WL(f ) of a function f : {0, 1}n → {0, 1} relates to its circuit size C(f )
in the following manner:
C(f )+ n− 1WL(f ) 1
2
C(f )(C(f )− 1)+ nmax{n,C(f )}.
Proof. To show the ﬁrst inequality, note that each input to the circuit as well as each gate of the circuit
contributes to the output. Hence there is at least one edge from each input port to some gate and each gate
except the output gate has fan-out at least one. Since gates and input ports are separated by unit distance,
each such connection has at least unit length. The ﬁrst inequality follows.
To show the second inequality, we construct a layout for some circuit C with circuit size C(f ). Since
the circuit is feedforward, we can label the gates of C by G1, . . . ,GC(f ) such that Gi does not get input
from gate Gj for all 1i < jC(f ). Arrange the gates on a row of the grid such that gate Gi is one
unit to the left of Gi+1 (1i < C(f )). In this arrangement all gates that receive input from some gate
Gi are to the right of Gi (see Fig. 10). Since outputs may spread, the wire length to connect Gi to all
of its successors is at most C(f )− i. This results in a wire length of 12C(f )(C(f )− 1) for connections
between gates of the circuit. Furthermore, arrange the input ports of the circuit on the row one unit above
the gates. In the worst case, each input port is connected to each gate. The wire length needed to connect
one of the n input ports with all the gates is bounded by n if n > C(f ) and by C(f ) if n < C(f ). Hence,
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Fig. 10. A layout for an arbitrary circuit whose wire length can easily be estimated in terms of n and C(f ). Filled circles
x1, . . . , xn are input ports and open circles G1, . . . ,GC(f ) are gates.
the wire length needed to connect input ports to gates is at most nmax{n,C(f )}. This yields the second
summand in the claimed upper bound forWL(f ). 
Another interesting question is, how the wire length of a function f relates to the area needed to
implement f in VLSI. For theVLSI-model discussed in Section 1 with gates of fan-in 2, we show that the
wire length is bounded by the area needed to compute f.
Theorem 5. If the function f : {0, 1}n → {0, 1} can be computed in a feedforward manner in VLSI with
 layers, separation  and area A, then the wire length of f is bounded by
WL(f ) = O
(

2
A
)
.
Proof.We construct from a given VLSI-circuit for f a layout in our model for bounding its wire length.
We ﬁrst superimpose a grid of grid-width /2 and area A over the VLSI-layout. Since gates, ports and
wires have at least width  there is a grid-point in any gate, and any two grid-points in connected gates
can be connected by a grid-path that runs in the area of the gates and their connecting wire.
In the following we will not distinguish between gates, input ports and output ports. Inputs ports can
be treated as gates without inputs and output ports are simply gates without outputs. For each gate G in
the VLSI layout, we use a single grid node nG within the area of G to represent G in our model.
To connect a gateGwith its successorsH1, . . . , Hm, build a spanning tree on grid nodes and grid edges
in the area of the VLSI-wires and gates from G to its successors that connects nG with the corresponding
input-nodes nH1, . . . , nHm . We refer to this spanning tree as the output-tree of G. Hence, a gate G is
connected to some gate H in the constructed layout, if and only if G is connected to H in the VLSI-
circuit.
We will now bound the number of wires in the constructed layout that use a given grid-edge e. Consider
an edge e of the grid-graph. Since wires in a layer are separated by at least  and e has length /2, at
most one VLSI-wire per layer intersects e (i.e. e is partly or fully in the area of this wire). Since there
are VLSI-layers for wires, this shows that there are at most VLSI-wires that intersect e. Furthermore,
since gates are separated by at least , at most one gate fully covers e. By construction, there is at most
one output tree for each VLSI-wire and there are at most three output trees for each gate (a gate has its
own output tree and the trees of at most two inputs). Since each tree uses e only once, e is used at most
+ 3 times in the whole constructed graph.
We can bound the number of edges in a grid-graph of area A and grid-width /2 by O(A/2). Since
each grid edge is used at most + 3 times and grid edges have length 1 in our model for wire length, the
wire length of the constructed layout is O( 
2
A). 
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6. Discussion
We have introduced a new complexity measure, wire length, that provides a useful criterion for judging
whether a proposed circuit design is realistic from the point of view of a possible physical implemen-
tation in hardware or wetware. The relevance of the wire length of cortical circuits has previously been
emphasized by numerous neuroscientists, from Cajal (see for example [4, p. 14]–[6]).
In Section 4, we have analyzed the wire length required for solving two concrete computational prob-
lems that are inherent in many global pattern recognition tasks. It turns out that both of these problems
can be solved by circuits whose wire length is almost linear. Furthermore, these examples demonstrate
that the design of circuits with small wire length yields circuit architectures that differ signiﬁcantly from
those that arise if just the traditional circuit complexity measures (number of gates, depth) are minimized.
We expect that in general the construction of circuits with small wire length produces circuit architectures
that are less unrealistic from the point of view of physical implementation. In particular, this strategy
may help to “guess” circuit design strategies that are implemented in biological neural systems. We also
show that the new complexity measure wire length is related to the complexity measure area in abstract
VLSI-designs. However in contrast to VLSI-designs, which are necessarily much more detailed, it is
in general much easier to estimate the wire length of a circuit architecture in the model that we have
proposed in this article. Hence the new circuit complexity measure wire length may represent a useful
compromise between practical relevance and mathematical simplicity.
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Appendix. Biological analysis of the model
In the cortex, neurons do not occupy the nodes of a 2-dimensional grid, but a roughly 2mm thick
3-dimensional sheet of “gray matter”. However, since there exists a strikingly general bound on the order
of 105 for the number of neurons under any mm2 of cortical surface, the density of neurons in these
circuits remains bounded if the circuits are projected onto a 2-dimensional plane running parallel to the
cortical surface (see Fig. 11). This observation provides the justiﬁcation for the assumption of our abstract
model that the neurons are positioned at the nodes of a 2-dimensional grid. It also yields a biologically
realistic estimate for the length of an edge between two nodes in this grid: 10−5/2 mm. Since we are
considering just the 2-dimensional projection of a 3-dimensional neural circuit, we can estimate in this
way only the contribution of all horizontal components of all connections. However since there exist
quite good estimates for the total amount of dendritic and axonal wire under any mm2 of cortical surface
(8 km according to [10]), we know that also the horizontal component of all connections adds up to at
most 8 km. If one divides this number by the estimate 105 for the number of neurons under any mm2,
one arrives at an average wire length of 80mm per neuron. Translated into our grid unit measure, this is
equivalent to 80× 105/2 = 25, 300 grid units. The total bound of 25, 300j grid units for the wire length
of cortical circuits with j neurons is likely to be an overestimate, since the preceding argument assumes
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Fig. 11. The relationship between cortical circuitry and a simple mathematical model is illustrated by a projection onto a
2-dimensional plane.
that all of the 8 km of wires under a mm2 of cortical surface can be used for horizontal connections. In
this setup we arrive at a heuristic condition for any abstract circuit design with j neurons to be biologically
realistic: it must have an implementation in our 2-dimensional grid model with a wire length of at most
25, 300j grid units.
In circuit complexity theory it is customary to express the total amount of resources used in terms of
the number n of circuit inputs. For the sake of simplicity we denote in the formal results of this article
the number of pixels by n, and the actual number of circuit inputs is some constant multiple of n. Several
empirical studies provide estimates for the order of magnitude of the number n of inputs, the number
of neurons, and the length of axons and dendrites (“wires”) in biological neural circuits for sensory
processing, see [1,10,18,3]. 2
2 The number of neurons that transmit information from the retina (via the thalamus) to the cortex is estimated to be around
106 (all estimates given are for primates, and they only reﬂect the order of magnitude). The number of neurons in the primary
visual cortex of primates is estimated to be around 109, occupying an area of roughly 104 mm2 of cortical surface. Since the
total length of axonal and dendritic branches below 1mm2 of cortical surface is estimated to be at most 8 km, this yields an
upper bound of 1011 mm for the wire length of the primary visual cortex. Thus if one assumes for example that 100 separate
circuits are implemented in the primary visual cortex, each of them can use 107 neurons and a wire length of 109 mm. If one
writes these estimates as powers of the number n = 106 of inputs, this amounts to 107 = n7/6 neurons and a wire length of
1011.5 < n2 grid units (in the framework of our model).
The whole cortex receives sensory input from about 108 neurons. It processes this input with about 1010 neurons and less
than 1012 mm wire length. If one assumes that 103 separate circuits process this sensory information in parallel, each of them
processing about 1/10th of the input, one arrives at n = 107 inputs for each circuit, and an average circuit can use on the order
of n neurons and a wire length of 1011.5 < n2 grid units. The actual resources available for sensory processing are likely to be
substantially smaller, since most cortical neurons and circuits are believed to have many other functions (for example related
to memory, learning and attention) besides online sensory processing. The purpose of this is to provide some concrete numbers
for the amount of resources available in cortical circuits. It is of course impossible to derive support for speciﬁc asymptotic
complexity measures from such sparse data.
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